Follow
Tooba Arifeen
Tooba Arifeen
Chosun University
Verified email at alumni.ust.hk
Title
Cited by
Cited by
Year
A fault tolerant voter for approximate triple modular redundancy
T Arifeen, AS Hassan, JA Lee
Electronics 8 (3), 332, 2019
382019
Probing approximate TMR in error resilient applications for better design tradeoffs
T Arifeen, AS Hassan, H Moradian, JA Lee
2016 Euromicro Conference on Digital System Design (DSD), 637-640, 2016
262016
Approximate triple modular redundancy: A survey
T Arifeen, AS Hassan, JA Lee
IEEE Access 8, 139851-139867, 2020
242020
Input vulnerability‐aware approximate triple modular redundancy: higher fault coverage, improved search space, and reduced area overhead
T Arifeen, AS Hassan, H Moradian, JA Lee
Electronics Letters 54 (15), 934-936, 2018
172018
Data footprint reduction in DNN inference by sensitivity-controlled approximations with online arithmetic
AS Hassan, T Arifeen, JA Lee
2020 23rd Euromicro Conference on Digital System Design (DSD), 534-541, 2020
112020
Generation methodology for good-enough approximate modules of ATMR
AS Hassan, T Arifeen, H Moradian, JA Lee
Journal of Electronic Testing 34, 651-665, 2018
112018
Input-Aware Implication Selection Scheme Utilizing ATPG for Efficient Concurrent Error Detection
AS Hassan, U Afzaal, T Arifeen, JA Lee
Electronics 7 (10), 258, 2018
62018
Far UV-C lights and fiber optics induced and selective far UV-C treatment against COVID-19 for fatality-survival tradeoff
I Haider, A Ali, T Arifeen, AS Hassan
Authorea Preprints, 2023
42023
Low Latency and High Throughput Pipelined Online Adder for Streaming Inner Product
T Arifeen, S Gorgin, MH Gholamrezaei, AS Hassan, MD Ercegovac, ...
Journal of Signal Processing Systems 95 (7), 815-829, 2023
32023
Effect of FPGA Circuit Implementation on Error Detection Using Logic Implication Checking
U Afzaal, AS Hassan, T Arifeen, JA Lee
2018 21st Euromicro Conference on Digital System Design (DSD), 196-200, 2018
32018
Error correctable approximate multiplier with area/power efficient design through mixed CMOS/PTL
T Arifeen, AS Hassan, JA Lee
2018 21st Euromicro Conference on Digital System Design (DSD), 190-195, 2018
22018
Adder with reduced latency and minimized interconnect for streaming inner products
T Arifeen, AS Hassan, JA Lee, MD Ercegovac
2021 55th Asilomar Conference on Signals, Systems, and Computers, 938-942, 2021
12021
FPGA Based Low Power Design of An FIR Filter Using Polyphase Decomposition
AS Hassan, A Hassan, T Arifeen, H Moradien, JA Lee
한국정보과학회 학술발표논문집, 1547-1549, 2016
2016
DSD 2021
S Kalapothas, A Kreddig, L Maingault, R Paludo, D Passaretti, ...
The system can't perform the operation now. Try again later.
Articles 1–14