Παρακολούθηση
Vassilis Paliouras
Vassilis Paliouras
Professor, Department of Electrical and Computer Engineering, University of Patras
Η διεύθυνση ηλεκτρονικού ταχυδρομείου έχει επαληθευτεί στον τομέα ece.upatras.gr - Αρχική σελίδα
Τίτλος
Παρατίθεται από
Παρατίθεται από
Έτος
Considering the alternatives in low-power design
T Stouraitis, V Paliouras
IEEE Circuits and Devices Magazine 17 (4), 22-29, 2001
1162001
Low-power properties of the logarithmic number system
V Paliouras, T Stouraitis
Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001, 229-236, 2001
872001
Simplified hardware implementation of the softmax activation function
I Kouretas, V Paliouras
2019 8th international conference on modern circuits and systems …, 2019
552019
Low-power logarithmic number system addition/subtraction and their impact on digital filters
I Kouretas, C Basetas, V Paliouras
IEEE transactions on computers 62 (11), 2196-2209, 2012
502012
Multifunction architectures for RNS processors
V Paliouras, T Stouraitis
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …, 1999
411999
A VLSI design methodology for RNS full adder-based inner product architectures
DJ Soudris, V Paliouras, T Stouraitis, CE Goutis
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …, 1997
391997
A low-complexity combinatorial RNS multiplier
V Paliouras, K Karagianni, T Stouraitis
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …, 2001
362001
A floating-point processor for fast and accurate sine/cosine evaluation
V Paliouras, K Karagianni, T Stouraitis
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …, 2000
362000
A novel algorithm for accurate logarithmic number system subtraction
V Paliouras, T Stouraitis
1996 IEEE International Symposium on Circuits and Systems. Circuits and …, 1996
341996
A reconfigurable LDPC decoder optimized for 802.11 n/ac applications
I Tsatsaragkos, V Paliouras
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (1), 182-195, 2017
332017
Logarithmic number system for low-power arithmetic
V Paliouras, T Stouraitis
Integrated Circuit Design: Power and Timing Modeling, Optimization and …, 2000
322000
LDPC encoding and decoding techniques
I Tsatsaragkos, A Mahdi, N Kanistras, V Paliouras
US Patent 8,739,001, 2014
292014
Novel high-radix residue number system architectures
V Paliouras, T Stouraitis
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …, 2000
292000
Approximate algorithms for identifying minima on min-sum LDPC decoders and their hardware implementation
I Tsatsaragkos, V Paliouras
IEEE Transactions on Circuits and Systems II: Express Briefs 62 (8), 766-770, 2015
262015
Novel high-radix residue number system multipliers and adders
V Paliouras, T Stouraitis
1999 IEEE International Symposium on Circuits and Systems (ISCAS) 1, 451-454, 1999
261999
A low complexity-high throughput QC-LDPC encoder
A Mahdi, V Paliouras
IEEE transactions on signal processing 62 (10), 2696-2708, 2014
252014
A low-power termination criterion for iterative LDPC code decoders
G Glikiotis, V Paliouras
IEEE Workshop on Signal Processing Systems Design and Implementation, 2005 …, 2005
252005
A low-complexity high-radix RNS multiplier
I Kouretas, V Paliouras
IEEE Transactions on Circuits and Systems I: Regular Papers 56 (11), 2449-2462, 2009
242009
A flexible high-throughput hardware architecture for a gaussian noise generator
I Paraskevakos, V Paliouras
2011 IEEE International Conference on Acoustics, Speech and Signal …, 2011
222011
Low-power digital filtering based on the logarithmic number system
C Basetas, I Kouretas, V Paliouras
Integrated Circuit and System Design. Power and Timing Modeling …, 2007
212007
Δεν είναι δυνατή η εκτέλεση της ενέργειας από το σύστημα αυτή τη στιγμή. Προσπαθήστε ξανά αργότερα.
Άρθρα 1–20