Irshad Pananilath
Irshad Pananilath
Verified email at
Cited by
Cited by
Tiling stencil computations to maximize parallelism
V Bandishti, I Pananilath, U Bondhugula
SC'12: Proceedings of the International Conference on High Performance …, 2012
Diamond tiling: Tiling techniques to maximize parallelism for stencil computations
U Bondhugula, V Bandishti, I Pananilath
IEEE Transactions on Parallel and Distributed Systems 28 (5), 1285-1298, 2016
An optimizing code generator for a class of lattice-boltzmann computations
I Pananilath, A Acharya, V Vasista, U Bondhugula
ACM Transactions on Architecture and Code Optimization (TACO) 12 (2), 1-23, 2015
k-RTP: A Reliable Transport Layer Protocol for Wireless Sensor Networks
V Pathari, M Jose, GR Ragul, PM Irshad
Wireless Sensor Networks, 2006
The system can't perform the operation now. Try again later.
Articles 1–4